5

10

15

25

30

WHAT IS CLAIMED IS:

- A method for forming a stacked package of at least an upper semiconductor package unit and a lower semiconductor package unit, the method comprising:
 - (a) flattening leads of said upper semiconductor package unit;
- (b) shortening at least one selected lead of said upper semiconductor package unit such that the shortened said lead does not contact a lead of said lower semiconductor package unit when said upper semiconductor package unit is stacked atop said lower semiconductor package unit in a same orientation;
- (c) stacking said upper semiconductor package unit on said lower semiconductor package unit in said same orientation;
- (d) forming a direct electrical connection between two leads of said upper semiconductor package unit; and
- (e) forming direct electrical connections between leads of said upper semiconductor package units and corresponding leads of said lower semiconductor package unit.
- 2. The method of claim 1, wherein step (d) includes forming said direct electrical connection by soldering said two leads.
 - 3. The method of claim 1, wherein step (e) includes forming said direct electrical connections by soldering corresponding said leads.
 - 4. The method of claim 1, wherein said upper and lower semiconductor package units have identical lead layouts.
 - 5. The method of claim 1, wherein said upper semiconductor package unit has a chip-select (CS) lead and a not-connected (NC) lead, and wherein step (d) further includes forming a direct electrical connection between said CS lead and said NC lead.

15

- 6. The method of claim 5, wherein step (d) includes forming said direct electrical connection by soldering said CS lead and said NC lead.
- 7. The method of claim 1, wherein said upper semiconductor package unit has a clock-enable (CKE) lead and a not-connected (NC) lead, and wherein step (d) further includes forming a direct electrical connection between said CKE lead and said NC lead.
- 8. The method of claim 7, wherein step (d) includes forming said direct electrical connection by soldering said CKE lead and said NC lead.
 - 9. The method of claim 1, wherein said upper semiconductor package unit has a chip-select (CE) lead and step (b) further includes shortening a length of said CE lead of said upper semiconductor package unit.
 - 10. The method of claim 1, wherein said upper semiconductor package unit has a clock-enable (CKE) lead and step (b) further includes shortening a length of said CKE lead.
- 20 11. The method of claim 1, wherein said upper semiconductor package unit has a chip-select (CS) lead and step (e) excludes selecting said CS lead.
- 12. The method of claim 1, wherein said upper semiconductor
 package unit has a clock-enable (CKE) lead and step (e) excludes selecting said CKE lead.
 - 13. A stacked package of semiconductor package units, the stacked package comprising:
- an upper semiconductor package unit having upper leads, an upper package, and having at least a first shortened upper lead that is electrically connected to a second upper lead;

a lower semiconductor package unit comprising lower leads and a lower package; and

an electrical connection between at least one selected upper lead and an underlying lower lead.

5

- 14. The stacked package of claim 13, wherein said first shortened upper lead is a chip-select (CS) lead.
- 15. The stacked package of claim 13, wherein said first shortened upper lead is a clock-enable (CKE) lead.
 - 16. The stacked package of claim 13, wherein said first shortened upper lead and said second upper lead are adjacent to one another.
- 15 17. The stacked package of claim 13, wherein a selected said lead excludes a CS lead.
 - 18. The stacked package of claim 13, wherein a selected said lead excludes a CKE lead.

20

- 19. The stacked package of claim 13, where said electrical connection includes solder.
- 20. The stacked package of claim 13, wherein said electrical connection consists of solder.